| c | File Name | Size | files | Vc | Fmt | Res | T | Date |
|---|---|---|---|---|---|---|---|---|
| - | IEEE Std 1800™-2023 IEEE Standard for SystemVerilog—Unified Hardware Design, Specification, and Verification Language - Design Automation Standards Committee of the IEEE Computer Society.jpg | 102221 | mjpeg | image2 | 1275x1650 | jpg | 2026-05-10 08:03:25 | |
| - | IEEE Std 1800™-2023 IEEE Standard for SystemVerilog—Unified Hardware Design, Specification, and Verification Language - Design Automation Standards Committee of the IEEE Computer Society.opf | 3664 | opf | 2026-05-10 08:03:25 | ||||
| - | IEEE Std 1800™-2023 IEEE Standard for SystemVerilog—Unified Hardware Design, Specification, and Verification Language - Design Automation Standards Committee of the IEEE Computer Society.pdf | 9387840 | 2026-05-10 08:07:04 |
Looks like javascript is broken; see "csp nonce" section in readme
π